Introduction
Recently, it has been proposed to use 
Experimental Results
We have used SOI-MOSFET with a structure as shown in Fig.4 to achieve the high speed and low voltage LSIs. In this SOI-MOSFET, the gate is connected to the body terminal. Therefore, the threshold voltage when a high input voltage is applied to the gate can be reduced. As a result, subthreshold voltage swing can be decreased and the current drivability can be improved as shown in Fig However, in case of BCG mode, the body terminal pn junction is forward-biased and hence a relatively large current I1 flows through the body terminal pn junction when a high gate voltage is applied even though the supply voltage is reduced to less than lV. This current is counted as a large input current in the circuit. Furthermore, this current is apparently considered as a la"rge oficurrent of the device in the circuit configuration as shown in Fig.7 . In the figure, a relatively large current flows through PMOSI and the body terminal pn junction of B-3-4 NMOS2 when a low signal voltage is applied to the input of the first stage CMOS inverter. PMOSl considers this current as a large ofi-current of NMOSL and hence the apparent subthreshold characteristics of NMOSl becomes to be represented in Fig.8 . As is obvious in the figure, the poor subthreshold characteristics was obtained. To solve this problem, we propose and evaluate new SOI-CMOS inverter chains as shown in Fig.9 
